

**CPS104**  
**Computer Organization and Programming**  
**Lecture 15: Designing Single Cycle Control**


**Oct. 22, 1999**

**Dietolf (Dee) Ramm**

**<http://www.cs.duke.edu/~dr/cps104.html>**

# Recap: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:




- The different fields are:
  - **op**: operation of the instruction
  - **rs, rt, rd**: the source and destination registers specifier
  - **shamt**: shift amount
  - **funct**: selects the variant of the operation in the “op” field
  - **address / immediate**: address offset or immediate value
  - **target address**: target address of the jump instruction

# Recap: The MIPS Subset


- **ADD and subtract**

- add rd, rs, rt
- sub rd, rs, rt



- **OR Imm:**

- ori rt, rs, imm16



- **LOAD and STORE**


- lw rt, rs, imm16
- sw rt, rs, imm16

- **BRANCH:**

- beq rs, rt, imm16


- **JUMP:**

- j target




# Recap: A Single Cycle Datapath

- We have everything except **control signals** (underline)
  - Today's lecture will show you how to generate the control signals



# The Big Picture: Where are We Now?

- The Five Classic Components of a Computer



- **Today's Topic: Designing the Control for the Single Cycle Datapath**


# Outline of Today's Lecture

- **Control for Register-Register & Or Immediate instructions**
- **Control signals for Load, Store, Branch, & Jump**
- **Building a local controller: ALU Control**
- **The main controller**
- **Summary**




# Instruction Fetch Unit at the Beginning of Add / Subtract


- Fetch the instruction from Instruction memory:  $\text{Instruction} \leftarrow \text{mem}[\text{PC}]$ 
  - This is the same for all instructions




# The Single Cycle Datapath during Add and Subtract




◦  $R[rd] \leftarrow R[rs] + / - R[rt]$



# The Single Cycle Datapath during Add and Subtract




◦  $R[rd] \leftarrow R[rs] + / - R[rt]$



# Instruction Fetch Unit at the End of Add and Subtract

◦  $PC \leftarrow PC + 4$


- This is the same for all instructions except: Branch and Jump




# Instruction Fetch Unit at the End of Add and Subtract

◦  $PC \leftarrow PC + 4$


- This is the same for all instructions except: Branch and Jump




# The Single Cycle Datapath during Or Immediate




◦  $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




# The Single Cycle Datapath during Or Immediate




◦  $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




# The Single Cycle Datapath during Load




◦  $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Load




◦  $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Store




◦ Data Memory {R[rs] + SignExt[imm16]} <- R[rt]




# The Single Cycle Datapath during Store




◦ Data Memory {R[rs] + SignExt[imm16]} <- R[rt]




# The Single Cycle Datapath during Branch




◦ if  $(R[rs] - R[rt] == 0)$  then Zero  $\leftarrow 1$  ; else Zero  $\leftarrow 0$



# The Single Cycle Datapath during Branch



◦ if  $(R[rs] - R[rt] == 0)$  then Zero  $\leftarrow 1$  ; else Zero  $\leftarrow 0$








# The Single Cycle Datapath during Jump



- Nothing to do! Make sure control signals are set correctly!






# A Summary of the Control Signals


See Appendix A

	<b>func</b>	10 0000	10 0010	<b>(We Don't Care :-)</b>				
	<b>op</b>	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		<b>add</b>	<b>sub</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>		1	1	0	0	x	x	x
<b>ALUSrc</b>		0	0	1	1	1	0	x
<b>MementoReg</b>		0	0	0	1	x	x	x
<b>RegWrite</b>		1	1	1	1	0	0	0
<b>MemWrite</b>		0	0	0	0	1	0	0
<b>Branch</b>		0	0	0	0	0	1	x
<b>Jump</b>		0	0	0	0	0	0	1
<b>ExtOp</b>		x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>		Add	Subtract	Or	Add	Add	Subtract	xxx




# The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>R-type</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	0	0	x	x	x
<b>ALUSrc</b>	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	1	0	0
<b>Branch</b>	0	0	0	0	1	x
<b>Jump</b>	0	0	0	0	0	1
<b>ExtOp</b>	x	0	1	1	x	x
<b>ALUop&lt;N:0&gt;</b>	“R-type”	Or	Add	Add	Subtract	xxx




# The Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
  - (1) “R-type” instructions
  - “I-type” instructions that require the ALU to perform:
    - (2) Or, (3) Add, and (4) Subtract
  
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
  - (1) “R-type” instructions
  - “I-type” instructions that require the ALU to perform:
    - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx


# The Decoding of the “func” Field



	<b>R-type</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>ALUop (Symbolic)</b>	“R-type”	Or	Add	Add	Subtract	xxx
<b>ALUop&lt;2:0&gt;</b>	<b>1 00</b>	<b>0 10</b>	<b>0 00</b>	<b>0 00</b>	<b>0 01</b>	xxx



<b>funct&lt;5:0&gt;</b>	<b>Instruction Operation</b>
<b>10 0000</b>	add
<b>10 0010</b>	subtract
<b>10 0100</b>	and
<b>10 0101</b>	or
<b>10 1010</b>	set-on-less-than



<b>ALUctr&lt;2:0&gt;</b>	<b>ALU Operation</b>
<b>000</b>	Add
<b>001</b>	Subtract
<b>010</b>	And
<b>110</b>	Or
<b>111</b>	Set-on-less-than

# The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
	"R-type"	Or	Add	Add	Subtract
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

funct<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

## The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\circ \text{ALUctr}\langle 2 \rangle = \text{!ALUop}\langle 2 \rangle \ \& \ \text{ALUop}\langle 0 \rangle \ + \\ \text{ALUop}\langle 2 \rangle \ \& \ \text{!func}\langle 2 \rangle \ \& \ \text{func}\langle 1 \rangle \ \& \ \text{!func}\langle 0 \rangle$$

## The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1


°  $ALUctr<1> = !ALUop<2> \& !ALUop<1> +$   
 $!ALUop<2> \& ALUop<0> +$   
 $ALUop<2> \& !func<2> \& !func<0>$

## The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1


- $ALUctr<0> = !ALUop<2> \& ALUop<1>$   
+  $ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$   
+  $ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

# The ALU Control Block



- $ALUctr<2> = !ALUop<2> \& ALUop<0> + ALUop<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUop<2> \& !ALUop<1> + ALUop<2> \& !func<2> \& !func<0>$
- $ALUctr<0> = !ALUop<2> \& ALUop<0> + ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0> + ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

# The “Truth Table” for the Main Control




<b>op</b>	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>R-type</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	0	0	x	x	x
<b>ALUSrc</b>	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	1	0	0
<b>Branch</b>	0	0	0	0	1	x
<b>Jump</b>	0	0	0	0	0	1
<b>ExtOp</b>	x	0	1	1	x	x
<b>ALUop (Symbolic)</b>	“R-type”	Or	Add	Add	Subtract	xxx
<b>ALUop &lt;2&gt;</b>	1	0	0	0	0	x
<b>ALUop &lt;1&gt;</b>	0	1	0	0	0	x
<b>ALUop &lt;0&gt;</b>	0	0	0	0	1	x

# The “Truth Table” for RegWrite


	op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		<b>R-type</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegWrite</b>		1	1	1	0	0	0

◦  $\text{RegWrite} = \text{R-type} + \text{ori} + \text{lw}$


$$\begin{aligned}
 &= \text{!op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0>} && \text{(R-type)} \\
 &+ \text{!op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0>} && \text{(ori)} \\
 &+ \text{op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0>} && \text{(lw)}
 \end{aligned}$$




# PLA Implementation of the Main Control



# Putting it All Together: A Single Cycle Processor



# Worst Case Timing: lw \$1, \$2(offset)



# Drawback of this Single Cycle Processor

- **Long cycle time:**
  - **Cycle time must be long enough for the load instruction:**
    - PC's Clock -to-Q +
    - Instruction Memory Access Time +
    - Register File Access Time +
    - ALU Delay (address calculation) +
    - Data Memory Access Time +
    - Register File Setup Time +
    - Clock Skew
- **Cycle time is much longer than needed for all other instructions**