Basics of Logic Design
Arithmetic Logic Unit (ALU)

Computer Science 104

Today’s Lecture
- Homework #3 Assigned Due Mar 4
- Project: form groups of 3 (preferred) by Mar 6, I will assign after that
- Project Specifications on Web, Due April 17 (written document and demonstration)
- Building the building blocks...

Outline
- Review
- Digital building blocks
- An Arithmetic Logic Unit (ALU)

Reading
Appendix C, Chapter 3

Review: Digital Design
- Logic Design, Switching Circuits, Digital Logic
  Recall: Everything is built from transistors
- A transistor is a switch
- It is either on or off
  - On or off can represent True or False
  Given a bunch of bits (0 or 1)...
    - Is this instruction a lw or a beq?
    - What register do I read?
    - How do I add two numbers?
    - Need a method to reason about complex expressions

Review: Boolean Functions
- Boolean functions have arguments that take two values (T,F) or (0,1) and they return a single or a set of (T,F) or (0,1) value(s).
- Boolean functions can always be represented by a table called a “Truth Table”
- Example: F: {0,1}3 -> {0,1}2

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Review: Boolean Functions and Expressions
F(A, B, C) = (A * B) + (~A * C)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Review: Boolean Gates
- Gates are electronic devices that implement simple Boolean functions
- Examples
Review: Boolean Functions, Gates and Circuits

- Circuits are made from a network of gates. (function compositions).

\[ F = \neg a \cdot b + \neg b \cdot a \]

\[
\begin{array}{c|c|c|c|}
 a & b & \text{XOR}(a, b) & F \\
\hline
 0 & 0 & 0 & 0 \\
 0 & 1 & 1 & 1 \\
 1 & 0 & 1 & 1 \\
 1 & 1 & 0 & 0 \\
\end{array}
\]

Parity Example

- The parity code of a binary word counts the number of ones in a word. If there are an even number of ones the parity code is 0, if there are an odd number of ones the parity code is 1. For example, the parity of 0101 is 0, and the parity of 1101 is 1.

- Construct the truth table for a function that computes the parity of a four-bit word. Implement this function using AND, OR and NOT gates. (Note there are no constraints on the number of gate inputs.)

Circuit Example: Decoder

<table>
<thead>
<tr>
<th>I1</th>
<th>I0</th>
<th>Q0</th>
<th>Q1</th>
<th>Q2</th>
<th>Q3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Circuit Example: 2x1 MUX

Multiplexor (MUX) selects one of many inputs

\[ \text{MUX}(A, B, S) = (A \cdot S) + (B \cdot \neg S) \]

Arithmetic and Logical Operations in ISA

- What operations are there?
- Arithmetic Logic Unit (ALU)
  - Hardware that performs operations
  - Only one operation at a time
- How do we implement the operations?
  - Consider AND, OR, NOT, and ADD
  - Input is two bits, output...
Truth Table for 1-bit Addition

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>C_{in}</th>
<th>Sum</th>
<th>C_{out}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

What is the circuit for Sum and for Cout?

A 1-bit Full Adder

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>C_{in}</th>
<th>Sum</th>
<th>C_{out}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Example: 4-bit adder

Subtraction

- How do we perform integer subtraction?
- What is the HW?

ALU Slice (Almost)
Overflow Detection for 4-bit adder

Example 1:

\[
\begin{align*}
011011 \quad (= 53_{10}) & \quad + 010100 \quad (= 42_{10}) \\
101111 \quad (= -33_{10})
\end{align*}
\]

Example 2:

\[
\begin{align*}
100000 \quad (= -43_{10}) & \quad + 100101 \quad (= -54_{10}) \\
001111 \quad (= 31_{10})
\end{align*}
\]

Example 3:

\[
\begin{align*}
011011 \quad (= 53_{10}) & \quad + 110101 \quad (= -22_{10}) \\
001111 \quad (= 31_{10})
\end{align*}
\]

Example 4:

\[
\begin{align*}
000000 \quad (= 21_{10}) & \quad + 010101 \quad (= 42_{10}) \\
011111 \quad (= 63_{10})
\end{align*}
\]

The ALU

Abstraction: The ALU

• General structure
• Two operand inputs
• Control inputs

The Shift Operation

• Consider an 8-bit machine
• How do I implement the shift operation?
Summary thus far

• Given Boolean function, generate a circuit that “realizes” the function.
• Constructed circuits that can add and subtract.
• The ALU: a circuit that can add, subtract, detect overflow, compare, and do bit-wise operations (AND, OR, NOT)
• Shifter

Next up: Storage Elements: Registers, Latches, Buses

Memory Elements

• All the circuit we looked at so far are combinational circuits: the output is a Boolean function of the inputs.
• We need circuits that can remember values. (registers)
• The output of the circuit is a function of the input AND a stored value (state).
• Circuits with memory are called sequential circuits.

Set-Reset Latch

```
<table>
<thead>
<tr>
<th>R</th>
<th>S</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>
```

Set-Reset Latch (Continued)

```
<table>
<thead>
<tr>
<th>R</th>
<th>S</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>
```

Data Latch (D Latch)

```
<table>
<thead>
<tr>
<th>D</th>
<th>E</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>Q</td>
</tr>
</tbody>
</table>
```

Data Latch (D Latch) (Continued)

```
<table>
<thead>
<tr>
<th>D</th>
<th>E</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>Q</td>
</tr>
</tbody>
</table>
```

Does not affect Output
D Flip-Flop

- On C, D is transferred to the first D latch and the second is stable.
- On C, the output of the first stage is transferred to the second (output), and the first stage is stable.

D Flip-Flop Timing

Clock

D Flip-Flop Timing

Tri-State Driver

- The Tri-State driver is like a (one directional) switch:
  - When the Enable is on (E=1) it transfers the input to the output.
  - When the Enable is off (E=0) it disconnects the output.

Z :- High Impedance

Bus Connections

- The Bus: Many to many connections.
- Mutual exclusion: At most one Enable is on!

Register Cells on a bus

One can “source” and “sink” from any cell on the bus by activating the right controls (WE and RE).

3-Port Register Cell

- Stores one bit of a register
- Can Read onto Bus-A & Bus-B and Write from Bus-C Simultaneously

Bus Connections

3-Port Register Cell
3-Port Register File

Address Decode Circuit

Register File (Four 4-bit Registers)

Summary

- Given Boolean function, generate a circuit that "realize" the function.
- Constructed circuits that can add and subtract.
- The ALU: a circuit that can add, subtract, detect overflow, compare, and do bit-wise operations (AND, OR, NOT)
- Shifter
- Memory Elements: SR-Latch, D Latch, D Flip-Flop
- Tri-state drivers & Bus Communication
- Register Files
- Control Signals modify what circuit does with inputs
  > ALU, Shift, Register Read/Write