Lecture 19: Memory Hierarchy—Five Ways to Reduce Miss Penalty
(Second Level Cache)

Professor Alvin R. Lebeck
Computer Science 220
Fall 1999

Admin

• Exam
  Average  76
  90-100  4
  80-89  3
  70-79  3
  60-69  5
  < 60  1
Review: Summary

CPU time = IC \times (CPI_{execution} + \text{Mem Access per instruction} \times \text{Miss Rate} \times \text{Miss penalty}) \times \text{clock cycle time}

- 3 Cs: Compulsory, Capacity, Conflict
- Program transformations to reduce cache misses

1. Reducing Miss Penalty: Read Priority over Write on Miss

- Write back with write buffers offer RAW conflicts with main memory reads on cache misses
- If simply wait for write buffer to empty might increase read miss penalty by 50% (old MIPS 1000)
- Check write buffer contents before read; if no conflicts, let the memory access continue
- Write Back?
  - Read miss replacing dirty block
  - Normal: Write dirty block to memory, and then do the read
  - Instead copy the dirty block to a write buffer, then do the read, and then do the write
  - CPU stall less since restarts as soon as read completes
2. Subblock Placement to Reduce Miss Penalty

• Don’t have to load full block on a miss
• Have bits per subblock to indicate valid
• (Originally invented to reduce tag storage)

<table>
<thead>
<tr>
<th></th>
<th>100</th>
<th>200</th>
<th>300</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Valid Bits

3. Early Restart and Critical Word First

• Don’t wait for full block to be loaded before restarting CPU
  – Early restart—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  – Critical Word First—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first
• Generally useful only in large blocks,
• Spatial locality a problem; tend to want next sequential word, so not clear if benefit by early restart
4. Non-blocking Caches to reduce stalls on misses

- **Non-blocking cache** or **lockup-free cache** allowing the data cache to continue to supply cache hits during a miss
- “hit under miss” reduces the effective miss penalty by being helpful during a miss instead of ignoring the requests of the CPU
- “hit under multiple miss” or “miss under miss” may further lower the effective miss penalty by overlapping multiple misses
  - Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses

#### Value of Hit Under Miss for SPEC

- **FP programs on average**: AMAT= 0.68 -> 0.52 -> 0.34 -> 0.26
- **Int programs on average**: AMAT= 0.24 -> 0.20 -> 0.19 -> 0.19
- **8 KB Data Cache, Direct Mapped, 32B block, 16 cycle miss**
5th Miss Penalty Reduction: Second Level Cache

L2 Equations

\[ AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times \text{Miss Penalty}_{L1} \]

\[ \text{Miss Penalty}_{L1} = \text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2} \]

\[ AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times (\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2}) \]

Definitions:

Local miss rate—misses in this cache divided by the total number of memory accesses to this cache (Miss rate\(_{L2}\))

Global miss rate—misses in this cache divided by the total number of memory accesses generated by the CPU (Miss Rate\(_{L1}\) x Miss Rate\(_{L2}\))

Comparing Local and Global Miss Rates

- 32 KByte 1st level cache; increasing 2nd level cache
- Global miss rate close to single level cache rate provided \(L2 >> L1\)
- Don’t use local miss rate
- L2 not tied to CPU clock cycle
- Cost & A.M.A.T.
- Generally Fast Hit Times and fewer misses
- Since hits are few, target miss reduction
Reducing Misses: Which apply to L2 Cache?

- Reducing Miss Rate
  - 1. Reduce Misses via Larger Block Size
  - 2. Reduce Conflict Misses via Higher Associativity
  - 3. Reducing Conflict Misses via Victim Cache
  - 4. Reducing Conflict Misses via Pseudo-Associativity
  - 5. Reducing Misses by HW Prefetching Instr, Data
  - 6. Reducing Misses by SW Prefetching Data
  - 7. Reducing Capacity/Conf. Misses by Compiler Optimizations

L2 cache block size & A.M.A.T.

- 32KB L1, 8 byte path to memory

<table>
<thead>
<tr>
<th>Block Size</th>
<th>Relative CPU Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>1.36</td>
</tr>
<tr>
<td>32</td>
<td>1.28</td>
</tr>
<tr>
<td>64</td>
<td>1.27</td>
</tr>
<tr>
<td>128</td>
<td>1.34</td>
</tr>
<tr>
<td>256</td>
<td>1.54</td>
</tr>
<tr>
<td>512</td>
<td>1.95</td>
</tr>
</tbody>
</table>
Summary: Reducing Miss Penalty

- **Five techniques**
  - Read priority over write on miss
  - Subblock placement
  - Early Restart and Critical Word First on miss
  - Non-blocking Caches (Hit Under Miss)
  - Second Level Cache

- **Can be applied recursively to Multilevel Caches**
  - Danger is that time to DRAM will grow with multiple levels in between

Review: Improving Cache Performance

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. *Reduce the time to hit in the cache.*
1. Fast Hit times via Small and Simple Caches

- Why Alpha 21164 has 8KB Instruction and 8KB data cache + 96KB second level cache
- Direct Mapped, on chip
- Impact of dynamic scheduling?
  - Alpha 21264 has 64KB 2-way L1 Data and Inst Cache

2. Fast Hit Times Via Pipelined Writes

- Pipeline Tag Check and Update Cache as separate stages; current write tag check & previous write cache update
- Only Write in the pipeline; empty during a miss
- Shaded is Delayed Write Buffer; must be checked on reads; either complete write or read from buffer
3. Fast Writes on Misses Via Small Subblocks

- If most writes are 1 word, subblock size is 1 word, & write through then always write subblock & tag immediately
  - *Tag match and valid bit already set:* Writing the block was proper, & nothing lost by setting valid bit on again.
  - *Tag match and valid bit not set:* The tag match means that this is the proper block; writing the data into the subblock makes it appropriate to turn the valid bit on.
  - *Tag mismatch:* This is a miss and will modify the data portion of the block. As this is a write-through cache, however, no harm was done; memory still has an up-to-date copy of the old value. Only the tag to the address of the write and the valid bits of the other subblock need be changed because the valid bit for this subblock has already been set.
- Doesn’t work with write back due to last case

5 & 6 ??

- Why are loads slower than registers?
- How can we get some of the advantages of registers for caches?
- How can we apply basic ideas of branch prediction to loads?
5. Multiport Cache

- Allow more than one memory access per cycle
- Replicate the cache (2 read ports, 1 write port)
- Dual port the cache (2 ports for either read or write)
- Multiple Banks (different addresses to different caches)

6. Load Value Prediction

- Predict result of load
- Use PC to index value prediction table
Cache Optimization Summary

<table>
<thead>
<tr>
<th>Technique</th>
<th>MR</th>
<th>MP</th>
<th>HT</th>
<th>Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Larger Block Size</td>
<td>+</td>
<td>−</td>
<td>−</td>
<td>0</td>
</tr>
<tr>
<td>Higher Associativity</td>
<td>+</td>
<td>−</td>
<td>−</td>
<td>1</td>
</tr>
<tr>
<td>Victim Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pseudo-Associative Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>HW Prefetching of Instr/Data</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Compiler Controlled Prefetching</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Compiler Reduce Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Priority to Read Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Subblock Placement</td>
<td>+</td>
<td>+</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Early Restart &amp; Critical Word 1st</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Non-Blocking Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Second Level Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Small &amp; Simple Caches</td>
<td>−</td>
<td>+</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Avoiding Address Translation</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pipelining Writes</td>
<td>+</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Multiple Ports</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Load Value Prediction</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
</tbody>
</table>

What is the Impact of What You’ve Learned About Caches?

• 1960-1985: Speed = \( f(\text{no. operations}) \)

• 1997
  - Pipelined Execution & Fast Clock Rate
  - Out-of-Order completion
  - Superscalar Instruction Issue

• 1998: Speed = \( f(\text{non-cached memory accesses}) \)

• What does this mean for
  - Compilers?, Operating Systems?, Algorithms?, Data Structures?